

RoHS Compliant Product  
A suffix of "-C" specifies halogen & lead-free

## DESCRIPTION



The SSPR47N10S-C is the highest performance trench N-Ch MOSFETs with extreme high cell density, which provide excellent  $R_{DS(ON)}$  and gate charge for most of the synchronous buck converter applications.

The SSPR47N10S-C meet the RoHS and Green Product requirement with full function reliability approved.

## FEATURES

- Advanced High Cell Density Trench Technology
- Super Low Gate Charge
- Green Device Available

## MARKING




REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	3.00	3.40	G	1.35	1.98
B	3.00	3.25	H	0.24	0.35
C	3.20	3.45	I	0.35	TYP.
D	3.00	3.20	J	0.60	TYP.
E	0.65	BSC.	K	0.10	0.25
F	2.39	2.60	L	0.70	0.90

## PACKAGE INFORMATION

Package	MPQ	Leader Size
SPR-8PP	3K	13 inch

## ORDER INFORMATION

Part Number	Type
SSPR47N10S-C	Lead (Pb)-free and Halogen-free



\*Dimensions in millimeters

## ABSOLUTE MAXIMUM RATINGS $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>1</sup> (Silicon Limited)	$I_D$	47	A
		30	
		36	
Pulsed Drain Current <sup>2,4</sup>	$I_{DM}$	160	A
Power Dissipation	$P_D$	42	W
Operating Junction & Storage Temperature	$T_J, T_{STG}$	-55~150	°C
Thermal Resistance Ratings			
Thermal Resistance Junction-Ambient <sup>1</sup>	$R_{θJA}$	50	°C/W
Thermal Resistance Junction-Case <sup>1</sup>	$R_{θJC}$	3	

**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	100	-	-	V	$V_{GS}=0\text{V}$ , $I_D=250\mu\text{A}$
Gate-Threshold Voltage	$V_{GS(\text{th})}$	1.4	-	2.4	V	$V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS} = \pm 20\text{V}$ , $V_{DS}=0\text{V}$
Drain-Source Leakage Current	$I_{DSS}$	-	-	1	uA	$V_{DS}=80\text{V}$ , $V_{GS}=0\text{V}$
		-	-	100		$V_{DS}=80\text{V}$ , $V_{GS}=0\text{V}$
Static Drain-Source On-Resistance <sup>3</sup>	$R_{DS(\text{ON})}$	-	8	9.8	mΩ	$V_{GS}=10\text{V}$ , $I_D=20\text{A}$
		-	10.5	13		$V_{GS}=4.5\text{V}$ , $I_D=20\text{A}$
Transconductance	$g_{fs}$	-	80	-	S	$V_{DS}=5\text{V}$ , $I_D=10\text{A}$
Gate Resistance	$R_g$	-	1.4	-	Ω	$V_{DS}=V_{GS}=0\text{V}$ , $f=1\text{MHz}$
Total Gate Charge (4.5V)	$Q_g$	-	12	-	nC	$I_D=20\text{A}$ $V_{DD}=50\text{V}$ $V_{GS}=10\text{V}$
Total Gate Charge		-	24	-		
Gate-Source Charge	$Q_{gs}$	-	4	-		
Gate-Drain Change	$Q_{gd}$	-	6	-		
Turn-on Delay Time	$T_{d(on)}$	-	6	-	nS	$V_{DD}=50\text{V}$ $I_D=20\text{A}$ $V_{GS}=10\text{V}$ $R_g=10\Omega$
Rise Time	$T_r$	-	4	-		
Turn-off Delay Time	$T_{d(off)}$	-	18	-		
Fall Time	$T_f$	-	3	-		
Input Capacitance	$C_{iss}$	-	1450	-	pF	$V_{GS}=0\text{V}$ $V_{DS}=50\text{V}$ $f=1\text{MHz}$
Output Capacitance	$C_{oss}$	-	273	-		
Reverse Transfer Capacitance	$C_{rss}$	-	5	-		
Source-Drain Diode						
Diode Forward Voltage <sup>3</sup>	$V_{SD}$	-	-	1.2	V	$I_F=20\text{A}$ , $V_{GS}=0\text{V}$
Reverse Recovery Time	$T_{rr}$	-	40	-	nS	$I_F=20\text{A}$ , $V_R=50\text{V}$ , $dI/dt=500\text{A}/\mu\text{s}$
Reverse Recovery Charge	$Q_{rr}$	-	152	-	nC	

Notes:

1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2oz copper.
2. The Pulse width limited by maximum junction temperature, Pulse Width≤10μs, Duty Cycle≤2%.
3. The Pulse Test: Pulse Width≤300μs, Duty Cycle≤2%.
4. Package limit.

## CHARACTERISTIC CURVES

Fig 1. Typical Output Characteristics




Figure 2. On-Resistance vs. Gate-Source Voltage




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. Normalized On-Resistance vs. Junction Temperature




Figure 5. Typical Transfer Characteristics





Figure 6. Typical Source-Drain Diode Forward Voltage



## CHARACTERISTIC CURVES

Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Case

