

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION


SSD47N06-C is the highest performance trench N-ch MOSFETs with extreme high cell density, which provides excellent R_{DS(ON)} and gate charge for most of the synchronous buck converter applications.

SSD47N06-C meets the RoHS and Green Product requirement with full function reliability approved.

FEATURES

- Advanced high cell density Trench technology
- Excellent Cdv/dt effect decline
- Green device available
- Super low gate charge



MARKING



PACKAGE INFORMATION


Package	MPQ	Leader Size
TO-252	2.5K	13 inch

TO-252(D-Pack)



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.90	J	2.186	2.386
B	4.95	5.50	K	0.64	1.14
C	2.10	2.50	M	0.50	1.14
D	0.43	0.9	N	1.3	1.8
E	6.0	7.5	O	0	0.13
F	2.90	REF.	P	0.58	REF.
G	5.40	6.40			
H	0.60	1.20			

②
Drain



③
Source

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	
Drain-Source Voltage	V _{DS}	60	V	
Gate-Source Voltage	V _{GS}	±20	V	
Continuous Drain Current@ V _{GS} =10V ¹	T _C =25°C	47	A	
	T _C =100°C	30		
	T _A =25°C	9.2		
	T _A =70°C	7.5		
Pulsed Drain Current ²	I _{DM}	100	A	
Total Power Dissipation ³	T _C =25°C	P _D	52	W
Maximum Thermal Resistance from Junction to Ambient ¹	R _{θJA}	62.5	°C/W	
Maximum Thermal Resistance from Junction to Case ¹	R _{θJC}	2.4	°C/W	
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55~150	°C	

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Drain-Source Breakdown Voltage	BV_{DSS}	60	-	-	V	$\text{V}_{\text{GS}}=0$, $\text{I}_D=250\mu\text{A}$
Gate-Threshold Voltage	$\text{V}_{\text{GS(th)}}$	1	-	2.5	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}$, $\text{I}_D=250\mu\text{A}$
Forward Transconductance	g_{fs}	-	42	-	S	$\text{V}_{\text{DS}}=5\text{V}$, $\text{I}_D=30\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{\text{DS}}=0\text{V}$, $\text{V}_{\text{GS}}= \pm 20\text{V}$
Drain-Source Leakage Current	$\text{T}_J=25^\circ\text{C}$ $\text{T}_J=55^\circ\text{C}$	I_{DSS}	-	-	1	$\text{V}_{\text{DS}}=48\text{V}$, $\text{V}_{\text{GS}}=0$
			-	-	5	
Static Drain-Source On-Resistance ²	$\text{R}_{\text{DS(ON)}}$	-	-	12	mΩ	$\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=15\text{A}$
		-	-	15		$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=8\text{A}$
Total Gate Charge	Q_g	-	28.7	-	nC	$\text{V}_{\text{DS}}=48\text{V}$ $\text{V}_{\text{GS}}=4.5\text{V}$ $\text{I}_D=15\text{A}$
Gate-Source Charge	Q_{gs}	-	10.5	-		
Gate-Drain ("Miller") Charge	Q_{gd}	-	9.9	-		
Turn-on Delay Time	$\text{T}_{\text{d(on)}}$	-	10.4	-		
Rise Time	T_r	-	9.2	-	nS	$\text{V}_{\text{DD}}=30\text{V}$ $\text{V}_{\text{GS}}=10\text{V}$ $\text{R}_G=3.3\Omega$ $\text{I}_D=15\text{A}$
Turn-off Delay Time	$\text{T}_{\text{d(off)}}$	-	63	-		
Fall Time	T_f	-	4.8	-		
Input Capacitance	C_{iss}	-	3240	-	pF	$\text{V}_{\text{DS}}=15\text{V}$ $\text{V}_{\text{GS}}=0$ $f=1\text{MHz}$
Output Capacitance	C_{oss}	-	210	-		
Reverse Transfer Capacitance	C_{rss}	-	146	-		

Source-Drain Diode Characteristics

Diode Forward Voltage ²	V_{SD}	-	-	1.2	V	$\text{I}_s=1\text{A}$, $\text{V}_{\text{GS}}=0$
Continuous Source Current ^{1,4}	I_s	-	-	47	A	$\text{V}_G=\text{V}_D=0\text{V}$, Force Current
Pulsed Source Current ^{2,4}	I_{SM}	-	-	100	A	
Reverse Recovery Time	T_{RR}	-	18	-	nS	$\text{I}_F=15\text{A}$, $d\text{I}/dt=100\text{A}/\mu\text{s}$, $\text{T}_J=25^\circ\text{C}$
Reverse Recovery Charge	Q_{RR}	-	14	-	nC	

Notes:

1. The data is tested with the surface of the device mounted on a 1 inch² FR4 board with 2OZ copper.
2. The data is tested by pulse: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
3. The power dissipation is limited by 150°C junction temperature.
4. The data is theoretically the same as I_D and I_{DM} ; in real applications, it should be limited by the total power dissipation.

CHARACTERISTIC CURVE




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

CHARACTERISTIC CURVE




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform