

RoHS Compliant Product  
A suffix of "-C" specifies halogen free

## DESCRIPTION

The SSU56N45S-C is the highest performance trench N-Ch MOSFETs with extreme high cell density, which provide excellent  $R_{DS(ON)}$  and gate charge for most of the synchronous buck converter applications .

The SSU56N45S-C meet the RoHS and Green Product requirement with full function reliability approved.

## FEATURES



- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent dv/dt effect decline
- Green Device Available

## MARKING



## PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-263	0.8K	13 inch



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	4.00	4.87	c2	1.07	1.65
b	0.51	1.01	b2	1.34	REF
L4	0.00	0.30	D	8.0	9.65
C	0.30	0.74	e	2.54	REF
L3	1.50	REF	L	14.6	16.1
L1	2.5	REF	L2	1.27	REF
E	9.60	10.67			

## ORDER INFORMATION

Part Number	Type
SSU56N45S-C	Lead (Pb)-free and Halogen-free

## ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	$V_{DS}$	45	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>1</sup> @ $V_{GS}=10\text{V}$	$I_D$	56	A
		36	
Pulsed Drain Current <sup>2</sup>	$I_{DM}$	150	A
Power Dissipation	$P_D$	52	W
Operating Junction and Storage Temperature	$T_J, T_{STG}$	-55~150	°C
Thermal Resistance Rating			
Thermal Resistance Junction-Ambient <sup>1</sup>	$R_{\theta JA}$	50	°C / W
Thermal Resistance Junction-Case <sup>1</sup>	$R_{\theta JC}$	2.4	°C / W

**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	45	-	-	V	$V_{GS}=0\text{V}$ , $I_D=250\mu\text{A}$
Gate-Threshold Voltage	$V_{GS(\text{th})}$	1	-	2.2	V	$V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$
Forward Transconductance	$g_{fs}$	-	25	-	S	$V_{DS}=5\text{V}$ , $I_D=20\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20\text{V}$ , $V_{DS}=0\text{V}$
Drain-Source Leakage Current	$I_{DSS}$	-	-	1	$\mu\text{A}$	$V_{DS}=36\text{V}$ , $V_{GS}=0\text{V}$ , $T_J=25^\circ\text{C}$
		-	-	100		$V_{DS}=36\text{V}$ , $V_{GS}=0\text{V}$ , $T_J=100^\circ\text{C}$
Static Drain-Source On-Resistance <sup>3</sup>	$R_{DS(\text{ON})}$	-	7.6	9.5	$\text{m}\Omega$	$V_{GS}=10\text{V}$ , $I_D=20\text{A}$
		-	10.7	14		$V_{GS}=4.5\text{V}$ , $I_D=10\text{A}$
Gate Resistance	$R_g$	-	1.5	-	$\Omega$	$V_{DS}=V_{GS}=0\text{V}$ , $f=1\text{MHz}$
Total Gate Charge (4.5V)	$Q_g$	-	7	-	nC	$I_D=10\text{A}$ $V_{DD}=20\text{V}$ $V_{GS}=10\text{V}$
Total Gate Charge	$Q_g$	-	14.5	-		
Gate-Source Charge	$Q_{gs}$	-	2	-		
Gate-Drain Change	$Q_{gd}$	-	2.5	-		
Turn-on Delay Time	$T_{d(\text{on})}$	-	6	-	nS	$V_{DD}=20\text{V}$ $I_D=10\text{A}$ $V_{GS}=10\text{V}$ $R_G=10\Omega$
Rise Time	$T_r$	-	5	-		
Turn-off Delay Time	$T_{d(\text{off})}$	-	21	-		
Fall Time	$T_f$	-	5	-		
Input Capacitance	$C_{iss}$	-	942	-	pF	$V_{GS}=0\text{V}$ $V_{DS}=20\text{V}$ $f=1\text{MHz}$
Output Capacitance	$C_{oss}$	-	309	-		
Reverse Transfer Capacitance	$C_{rss}$	-	29	-		
<b>Source-Drain Diode</b>						
Diode Forward Voltage <sup>3</sup>	$V_{SD}$	-	-	1.2	V	$I_F=20\text{A}$ , $V_{GS}=0\text{V}$
Reverse Recovery Time	$T_{rr}$	-	24	-	ns	$I_F=10\text{A}$ , $V_R=20\text{V}$ , $dI_F/dt=200\text{A}/\mu\text{s}$
Reverse Recovery Charge	$Q_{rr}$	-	19	-	nC	

Notes:

1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
2. The Pulse width limited by maximum junction temperature, Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. The Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$

## CHARACTERISTIC CURVES

Fig 1. Typical Output Characteristics




Figure 2. On-Resistance vs. Gate-Source Voltage




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. Normalized On-Resistance vs. Junction Temperature




Figure 5. Typical Transfer Characteristics





Figure 6. Typical Source-Drain Diode Forward Voltage



## CHARACTERISTIC CURVES

Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Case




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 10. Drain Current vs. Case Temperature

